We use cookies. Find out more about it here. By continuing to browse this site you are agreeing to our use of cookies.

Job posting has expired

#alert
Back to search results

R&D Engineer, Sr II

Synopsys
United States, Massachusetts, Burlington
July 02, 2022

R&D Engineer, Sr II

31768BR

USA - Massachusetts - Boston, USA - Massachusetts - Boxborough, USA - Massachusetts - Burlington, USA - Massachusetts - Marlboro, USA - USA

Job Description and Requirements

Synopsys Inc. is looking for a full time candidate to work on the industry's leading and fastest emulation system, Zebu Server, which offers the industry's largest design capacity, supporting SOC chips as large as 10 billion gates based on high-density 20 nano-meter FPGA technology. In Zebu emulation flow, the design under test is partitioned into multiple parts, each of which is compiled into a low-level binary bit-stream that can be downloaded and run on an underlying FPGA in the emulation hardware. This role will work in a global multi-site team specializing in areas such as logic partitioning, placement and routing, pin assignment, static timing analysis, and timing performance optimization to design and develop the next generation emulation backend technologies used in Zebu software tools. The responsibilities include innovating good ideas to solve challenging practical problems, developing a software program based on the selected innovative idea, and demonstrating the effectiveness of it by running benchmarking designs and comparing the results.

Job requirements:

1. MS/Ph.D. Degree in Computer Science, Computer Engineering, or Electrical Engineering.

2. 12+ years of software development experience in developing and testing large C++ applications in Linux environment.

3. Ability to understand complex problems and propose creative and efficient solutions

4. Experience with efficient algorithm and data structure design.

5. Understanding of digital logic design, FPGA architecture, and hardware description language (like Verilog, System Verilog).

6. EDA knowledge preferred, especially in partitioning, place-and-route, static timing analysis, synthesis or timing closure for large capacity and high-performance designs.

7. Machine learning experience is preferred but not mandatory.

8. Highly developed interpersonal skills and the ability to work well either in a team-based environment or autonomously.

At Synopsys, we're at the heart of the innovations that change the way we work and play. Self-driving cars. Artificial Intelligence. The cloud. 5G. The Internet of Things. These breakthroughs are ushering in the Era of Smart Everything. And we're powering it all with the world's most advanced technologies for chip design and software security. If you share our passion for innovation, we want to meet you.

Inclusion and Diversity are important to us. Synopsys considers all applicants for employment without regard to race, color, religion, national origin, gender, sexual orientation, gender identity, age, military veteran status, or disability.

#LI-MS2

Job Category

Engineering

Country

United States

Job Subcategory

R&D Engineering

Hire Type

Employee

(web-54f47976f8-qrv4t)