We use cookies. Find out more about it here. By continuing to browse this site you are agreeing to our use of cookies.

Job posting has expired

#alert
Back to search results

Senior Staff or Principal IC Verification Engineer

Broadcom Inc.
paid holidays, sick time, 401(k)
United States, Massachusetts, Andover
February 24, 2023

Please Note:

1. If you are a first time user, please create your candidatelogin account before you apply for a job. (Click Sign In > Create Account)

2. If you already have a Candidate Account, please Sign-In before you apply.

Job Description:

An experienced design verification engineer is sought to join the Broadcom memory controller IP design team in Andover, Massachusetts. The successful candidate would have prior digital design verification experience, with a successful track record in both block and SoC level environments. They would also be familiar with state of the art verification techniques, including C/C++, functional coverage, and random verification.. The individual would be part of a larger team of architects, design engineers, verification engineers and physical design engineers creating next generation memory controller subsystems used in products throughout the company.

* Job Description

o Contributes to the verification of complex digital designs

o Evaluates IP requirements and creates verification plans to validate them.

o Develops/debugs complex test scenarios and sequences to validate functionality within IP blocks

o Will develop tools and scripts needed to improve efficiency of tasks

o Works closely with other ASIC Design/Verification engineers and managers

* Job Requirements

* BSEE or equivalent required, with5+ years of related experience,

* Strong debug skills

* Strong working knowledge of C/C++

* Self-motivated with the ability to own verification test plans and to drive them from initial development to completion

* Working knowledge of scripting languages (Perl, Tcl etc.)

* Strong written/oral communication skills.

* Strongly desired

o Verilog/System Verilog coding skills

o Experience with low-power RTL simulation and UPF

o Experience with embedded CPUs (ideally including code writing)

* Knowledge of DRAM technology (e.g. DDR3, DDR4, LPDDR4)

* Working knowledge of formal verification tools

* Experience in gate-level simulation, including SDF annotation

Additional Job Description:

Compensation and Benefits

The annual base salary range for this position is $78,000- $130,000.

This position is also eligible for a discretionary annual bonus in accordance with relevant plan documents, and equity in accordance with equity plan documents and equity award agreements.

Broadcom offers a competitive and comprehensive benefits package: Medical, dental and vision plans, 401(K) participation including company matching, Employee Stock Purchase Program (ESPP), Employee Assistance Program (EAP), company paid holidays, paid sick leave and vacation time. The company follows all applicable laws for Paid Family Leave and other leaves of absence.

Broadcom is proud to be an equal opportunity employer. We will consider qualified applicants without regard to race, color, creed, religion, sex, sexual orientation, gender identity, national origin, citizenship, disability status, medical condition, pregnancy, protected veteran status or any other characteristic protected by federal, state, or local law. We will also consider qualified applicants with arrest and conviction records consistent with local law.

If you are located outside USA, please be sure to fill out a home address as this will be used for future correspondence.

(web-54f47976f8-vn8xb)